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Abstract
Testing of analog blocks in digital circuits is emerging as
a critical factor in the succes of mixed-signal ICs. The
presentspeciﬁcation-orientedtestingoftheseblocksresults
in high test costs and doesn’t ensure detection of all de-
fects, causing potentialreliabilityproblems. To solve these
problems, in this paper a defect-oriented test methodology
for mixed analog-digitalcircuits is proposed. The strength
of the method is demonstrated by an implementation for
a complex mixed-signal circuit, a Flash analog-to-digital
converter. It is shown that with simple tests 93% of the de-
fects in this circuit can be detected. Moreover, application
of DfT guidelines derived from this test methodology may
improvethedefectcoverage to99%. Firstimpressionslead
totheconclusionthattheanalyzedtestobtainsahigherde-
fect coverage with lower test costs than functionaltests.
1 Introduction
With the increasing integration capabilities of modern
CMOS processes, the application of analog components
within large digital ICs is becoming increasingly common
practice. Testing of analog blocks in digital circuits is
emerging as a critical factor in the success of these mixed-
signal ICs. The digital parts can be tested using structured
testing techniques that are based upon realistic fault mod-
els. However, foranalog circuits, such faultmodels are not
availableand a structureddivisionintofunctionalblocksis
difﬁculttoimplementbecause oftheperformance penalties
involved. Therefore, analog testing has been largely func-
tional,resulting in the followingproblems:
1. Fullveriﬁcationof all speciﬁcations makes functional
testing costly and time consuming.
2. Limitedfunctionalveriﬁcationdoes notensurethatall
defects are detected.
Therefore, researchers, taking ideas from the digital
defect-oriented test approach (Inductive fault analysis or
IFA [1]), applied a similar method in the analog domain.
Meixner [2] and Soma [3] suggested that process defects
should be the basis for the generation of analog fault mod-
els. Soma veriﬁed this hypothesis with studies of various
simple analog building blocks [4, 5]. Silicon results on an
analogdefect-orientedtestmethodologywere presentedby
Sachdev [6]. He demonstrated that most of the process de-
fectsin aClassAB ampliﬁer can bedetected bysimpleDC,
Transient and AC measurements. However, some of the
parametric faults escaped detection.
A problem is that IFA can only be done for small cells.
The circuit-level simulations used to determine the faulty
behaviour are not feasible for circuits with a real-world
complexity. Harvey [7] tried to tackle this problem by us-
ing high-level models for parts of the circuit. In this ap-
proach, however, the accuracy of the generated fault mod-
els is limitedby the high-levelmodels used. In thispaper a
divide-and-conquerapproach is proposed. In analogy with
the digital macro test concepts of Beenker [8], a complex
circuit is subdivided into smaller blocks, macro cells,f o r
analysis/test purposes. Circuit-level simulations are done
to generate macro-level fault models, the fault signatures.
Simulationswith higher-level models of the other cells are
used to determine detectability of these fault signatures at
the edge of the circuit.
To evaluate the proposed defect-orientedtest methodol-
ogy, it is implemented for a realistic and complex mixed-
signal circuit, a Flash analog-to-digital converter. The de-
fect detection capability of simple test methods is deter-
mined and the effectiveness of some DfT measures is ex-
amined. This circuit was chosen because the boundary be-
tweenanaloganddigitalliesintheADC.Thecomplexityof
the circuit makes the use of macro test concepts necessary.
The ADC, as a building block, is in use on several Philips
system chips [9]. The paper has been organized as follows.
Insection2anoverviewofthedefect-orientedtestmethod-
ologyisgiven, whichisappliedtotheADCinsection3. In
the last section some conclusions are drawn.defect simulator
layout defect statistics
fault models
fault signatures
fault collapsing
fault classes
fault detectability
circuit level
fault simulation
faults
process information
fault signature
sensitization/propagation
Figure 1: Defect-oriented test path
2 Defect-oriented test methodology
The proposed approach is shown graphipcallyin Fig. 1.
Afterdivisionofthecircuitintomacrocells,thepathofthis
ﬁgure has to be completed for each macro. As shown, the
input of this ﬂow are the defect statitistics, a description
of the process and the layout of the macro cells. The de-
fectsimulatoruses thisinformationtogeneratecircuitlevel
faults speciﬁc to the layout and process. This is done by
sprinkling defects on the layout in a Monte Carlo manner,
determiningwhether thedefects cause faults and, if so, ex-
tractingthe circuit-levelfaultybehaviour. The catastrophic
defect simulator VLASIC ([10]) is used for this.
In the fault list produced by the defect simulator, a lot
of faults are equivalent (for example shorts between the
same nodes). The faultcollapser collapses thesefaultsinto
classes of circuit-levelequivalentfaults. The magnitude of
afaultclassdeterminesthelikelihoodofthisparticulartype
of fault. A circuit-level fault model is made for each fault
class. VLASIC only gives information about catastrophic
faults, i.e. faults causing a DC change in the connectiv-
ity of the circuit. For analog circuits also non-catastrophic
faults (e.g. incomplete shorts or size changes of resistors)
are important. Therefore non-catastrophicfaultsare gener-
ated from the catastrophic faults.
Then a faultsimulationof thefault classes isperformed:
the circuit-level fault model is inserted into the macro
cell, andcircuit simulationsusingan analog simulator(e.g.
SPICE) are done to determine the impact of the fault at the
edgeof themacro cell. Thisimpact ismodelled inthefault
signature,whichrepresentsthefaultatthemacro level. The
fault signature should be detailed enough to determine the
detectabilityoffaults. Forsimpletestmethodsoftenaquite
simple model is sufﬁcient (e.g. AC characteristics are not
necessary for DC tests) and equivalent signatures can be
taken together.
Finallythe inputstimulihave tobe propagated from the
input terminals of the circuit to the input terminals of the
macro cell, and the resulting fault signatures have to be
propagated from the macro cell to the output terminals of
the circuit. High-level models of the macro cells can be
used in this fault signature sensitization/propagationstep.
Afaultisconsidereddetectedforacertainsetofinputstim-
uli if its fault signature at the edge of the circuit is differ-
ent from the signature of the fault-free circuit (the good
signature). However, in the analog domain, the output of
a fault-free circuit can vary under the inﬂuence of envi-
ronmentalconditionslikeprocess, supplyvoltageand tem-
perature. Thus the good signature is a multi-dimensional
space, which has to be compiled for each set of test stim-
uli,andthefaultycircuithas tohave a response outsidethis
space to be recognized as faulty.
3 Case study: a Flash ADC
A Flash ADC was selected as a vehicle to examine the
effectiveness of the proposed methodology for complex
mixed-signal circuits. Flash ADCs are crucial blocks in
thePhilipsmultimediaaudio/videoproducts. Firstwelook
intotheFlashstructureandimplementation. Thenwehigh-
lightthe defect-oriented test path for one of its macro cells,
the comparator. After this global results are given. Finally
some DfT proposals are made.
3.1 Structure of the Flash ADC
In full-ﬂash converters the analog input signal is con-
verted into a digital code word in one step (in one ‘ﬂash’
of the input signal). For this, in an n-bit full-ﬂash A/D
converter,
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n reference voltages and comparator stages are
used in parallel to convert the analog input signal into a
thermometer-like digital code (see Fig. 2). This code is
converted into a binary output code by using a digital de-
coder.
In the case study ADC, the same basic structure can
be distinguished. It’s an 8-bit CMOS ADC for embedded
application intended for video signals. The 256 reference
voltages are generated by a dual ladder resistor string [11].
The 256 comparators are each loaded with a ﬂipﬂop. The
biasingandclockingoftheconverterarenotincludedinthe
basic structure shown in Fig. 2. These functions are per-
formed by two other macros: a bias generator and a clock
generator.
Sinceacircuit-levelsimulationoftheentirecircuitisnot
possible,itis dividedinto5types ofmacro cells: 256com-
parators, a resistor ladder, a bias generator, a clock genera- Digital
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 n bits
Decoder
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R
R
R
R
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Figure 2: General structure of a Flash ADC
tor and a digital decoder. Owing to the limited space, it is
not possibleto give the analysis results for all macros. The
comparator macro cell is used tohighlightthe test method-
ology,since mostof theADC area iscovered bythese cells
and the analog-digital boundary lies within them. Inter-
ested readers are referred to [11] for a more comprehensive
description of the analysis.
3.2 Defect-oriented test path for the comparator
A complete overview of the test path is given for the
comparator macro. Firstabriefdescriptionofthecompara-
tor is given. Then the subsequent steps of the test method-
ology are treated and the ﬁnal results are given.
Description comparator The comparator macro con-
sists of two parts: a comparator and a ﬂipﬂop. The com-
parator compares the inputvoltageto the reference voltage
in three phases: a sampling phase, an ampliﬁcation phase
and a latching phase. It is loaded with a ﬂipﬂop, which
transfersthedecisionofthecomparator,ampliﬁedtoalogic
level, to the output of the ﬂipﬂop at the beginning of the
new sampling phase. The comparator is a fully balanced
circuit. Its biasing is class A, with the bias voltages sup-
plied by the bias generator. It needs three clock signals,
which are supplied by the clock generator. The ﬂipﬂop is
also completely balanced. Its quiescent current is zero in
the ampliﬁcation and latching phase. However, due to a
leakage current,thequiescentcurrentisstronglydependent
on transistor parameters in the sampling phase.
Defect simulationand fault collapsing The defect sim-
ulator VLASIC was used to sprinkle 25,000 defects on the
layout of the comparator. This resulted in 805 catastrophic
faults, which could be collapsed into 334 fault classes. To
determine a statistically signiﬁcant magnitude of the fault
classes (see [11]), later the defect sprinkling was repeated
with10,000,000defects
1. The 334faultclasses were found
to contain 226,596 faults. The relevant information about
the faults and fault classes is summarized in Table 1.
fault % faults %f a u l t
type classes
Short 95.43 81.1
Extra contact 0.18 2.7
Gate oxide pinhole 3.13 3.6
Junction pinhole 1.04 2.7
Thick oxide pinhole 0.18 2.1
Open 0.03 5.1
New device 0.01 2.4
Shorted device 0.002 0.3
Table 1: Catastrophic faults and fault classesfor comparator
Clearly, the dominant fault mechanism is the short:
more than 95% of the faults were shorts by nature. This is
not surprising, since the majority of the spot defects in the
fabrication process consist of extra material defects in the
metallization steps. Other important fault mechanisms are
gate oxide and junction pinholes.
Another observation is the great difference in the per-
centage of faults and the percentage of fault classes for
the differenct fault types. For instance, opens constituted
0.03% of the faults, but 5.1% of the fault classes. The per-
centage of faultsgives the most realisticfaultcoverage ﬁg-
ure and is used in the rest of this paper.
Only 27.8% of the faults in the comparator were found
to inﬂuence nodes of only this macro cell. The other faults
alsoinﬂuencednodesofothermacros(forinstancethelines
distributingtheclocksignalstothecomparators). Toobtain
realistic fault signatures, these faults have to be simulated
with all affected macro cells at circuit level.
Circuit-level fault models A catastrophic short in the
metal layers was modelled as a resistance inserted between
theappropriatenodes, witha value determinedby theextra
material causing the short: 0.2 Ohms for metal, 20 Ohms
for polysilicon and 60 Ohms for diffusion. Extra contacts
were modelled as a resistance of 2 Ohms. Thick oxide
pinholes and junction pinholes were modelled as a resis-
tance of 2 kOhms. Gate oxide pinholes were modelled in
threeways: as a resistance of2 kOhms fromthegate tothe
1This has not initially been done, because the fault collapsing had to
be done manually at that timesource, drain and channel of the affected transistor. Of the
resulting fault signatures, the worst case (most difﬁcult to
detect) signature was choosen. Opens were modelled by
splittingthe affected node in two parts. New devices were
modelledbyinsertinganextraminimum-sizetransistor. Fi-
nally, shorted devices were modelled as a resistance of 60
Ohms between drain and source of the affected transistor.
Non-catastrophic faults were evolved from the catas-
trophicshorts and extra contacts. These near-miss types of
faults were modelled as a parallel combination of a resis-
tance of 500 Ohms and a capacitance of 1 fF ([12]). The
othercatastrophicfaultswerealreadyhigh-ohmicinnature,
and therefore were not used to generate non-catastrophic
faults.
Input stimuli and detection mechanisms One of the
motives for the case study was to ﬁnd the fault coverage
of simple DC test methods. The comparator, however, is
a clocked system, so the ’DC’ test stimulus was deﬁned as
aseriesofinputvoltageswhichhadtobesampledandcom-
pared to the reference voltage by the comparator.
Two types of detection mechanisms were considered:
voltage detection and current detection of faults. A fault
wasconsidered voltagedetected, ifitcaused amissingcode
at the outputof the ADC. A missing code means that a cer-
tain (digital) output code never occurs, whatever the ana-
log input. To detect all possible missing codes, the ana-
loginputvoltagecorrespondingtoeach digitaloutputnum-
ber has to be sampled at least once. The missing code test,
therefore, consistsof applyinga triangularwaveform atthe
inputoftheADC, taking1,000samples andchecking ifev-
ery output number occurs. Since sampling can be done at
full speed, this takes 40
￿
s test time.
For current detection, three types of DC currents were
considered: theanalog power supplycurrentIVdd, thedig-
ital quiescent power supply current IDDQ (drawn by the
clock generator, a digital cell) and the current drawn by or
supplied to one of the input terminals (analog input, clock
input, reference input, etc., collectively called Iinput). A
fault was considered current detected if it caused one of
these currents to be outside the
3
￿-spread due to process
variations (e.g. 4.4 mA for IVdd). The currents have to be
measured during the sampling, ampliﬁcation and latching
phasesofthecomparatorandforananaloginputhigherand
lowerthanthereference voltage. Therefore, thecurrenttest
consistsofapplyinganinputvoltagehigherthanthehighest
reference voltage and lower than the lowest reference volt-
age and doingthree current measurements. Approximately
100
￿isnecessary forthetransientcurrentstodisappear, so
these 6 measurements take 600
￿
s of test time.
fault % cat. % non cat.
signatures faults faults
Output Stuck At 63.7 52.4
Offset (
> 8mV) 2.5 2.3
Mixed 11.0 3.6
Clock value 4.5 18.3
No deviations 18.3 23.4
Table 2: Voltage fault signatures comparator
Faultsimulationresults The voltagefaultsignaturesre-
sulting from fault simulation of the catastrophic and non-
catastrophic faults in the compator are given in Table 2.
Fivecategoriesofvoltagesignaturesare distinguished. For
the Output Stuck At, Offset and Mixed categories, the out-
put of the comparator displays a corresponding behaviour.
FortheClockvaluesignatures,thecomparatorbehavescor-
rectly, but due to a fault in the comparator affecting the
clock signal distribution lines, one of the clock generator
outputs has a deviating value. This kind of fault typically
affects the high-frequency behaviour and offset reduction
of the comparator, and is not easily detectable by voltage
tests. The last category of signatures, no deviations,i st h e
same as the fault-free signature. The corresponding faults
cannot be detected by voltage tests (for the input stimuli
used).
From Table 2 it can be observed that many of the faults
cause a stuck-at behavior of the comparator. This is due to
thebalanced natureof thedesignand thesmallbiasingcur-
rents. A fault (even a non-catastrophic one) can easily tip
thisbalance and keep the comparator stuckat one side. For
non-catastrophic faults, the clock value signature becomes
more important. This is because the clock signal lines are
driven by large buffers in the clock generator. High-ohmic
faults in the clock signal lines do not cause the output of
these buffers to be stuck-at, but only to change their high
and low value slightly.
fault % cat. & non cat.
signatures faults faults
IVdd 43.8 42.3
IDDQ 24.2 25.6
Iinput 20.5 21.7
No deviations 32.0 32.1
Table 3: Current fault signatures comparator
The current signatures for the comparator are given in
Table 3. Four categories of current signatures are distin-
guished. For faults with the ﬁrst three signatures, the re-
spective currents deviate more than their
3
￿-spread from
their nominal value. Faults with the fourth current signa-
turecannotbedetectedbycurrentmeasurements. Notethatmissing
codes IVdd IDDQ Iinput
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Figure 3: Detectability of catastrophic faults for comparator
thepercentages add uptomore than100%,because thereis
some overlap between the ﬁrst three signatures. The large
amount of faults (24.2% / 25.6%) which can be detected
by measuring the quiescent current of the clock generator
IDDQ is striking.
Fault signature sensitization/propagation The sensiti-
zation of the faults in the comparator is no problem: the
analog inputofthese macro cells is an inputterminalofthe
circuit,andtheclockingandbiasingsignalsare thesame as
in normal functioningof the circuit.
The current signatures need not be propagated , because
they are already deﬁned as deviations in currents supplied
by an input terminal of the circuit. This is one of the big
advantages of using current testing.
The voltage signatures do have to be propagated.
However, there is a one-to-one relationship between the
categories of voltage signatures given in Table 2 and the
simple detection method of missing codes:t h e ﬁ r s t t w o
fault signature categories cause missing codes, the others
do not.
Withtheseconsiderations,thefaultdetectionof simpletest
methods for the comparator can easily be determined. The
results are shown in Fig. 3 for catastrophic faults. In this
ﬁgure, for each fault is determined if it is detected by one
ofthefourdetectionmechanism. A shaded area means that
the faults in this area are detected by the mechanisms men-
tioned below. For example, the bottom row depicts that
14.5%ofthefaultsis detected bybotha missingcode mea-
surementandapower-supplycurrentmeasurement. Asim-
ilar ﬁgure can be made for non-catastrophic faults.
Fromtheﬁgure,someconclusionscanbemade. Amiss-
ing code measurement has a high fault detection capabil-
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Figure 4: Global detectability of (a) catastrophic and (b) non-
catastrophic faults
ity(66.2%). However, current measurements are necessary
to obtain the maximum fault detection, since 26.6% of the
faults are only current detectable. Note that 10.0% of the
faults in the comparator could only be detected by IDDQ
measurements of the clock generator. This kind of fault
would be difﬁcult to detect by speciﬁcation-oriented volt-
age tests. The overlap between different detection mech-
anisms gives room for the optimization of the test method
and fault detection.
3.3 Global results
Theother macro cellshavebeen analyzed in theway de-
scribed in section 3.3. A detailed description of this analy-
sis is given in[11]. The high current detectability of faults
in some of these cells was striking: in the clock generator
93.8% and in the reference ladder even 99.8% of the faults
were current detectable. The results for the separate macro
cells can be compiled to obtain global results for the entire
circuit. For this purpose, the fault signature probabilities
for macro cells have to be scaled into global fault signa-
tureprobabilities. This scalingisdoneonthebasis thatina
real fabricationprocess, the defect densitywill be approxi-
mately equal for all macro cells.
After scaling and adding all the fault signature proba-
bilities, the global results given in Fig. 4 were obtained.
The total fault coverage for catastrophic faults was calcu-
lated to be 93.3%. Of the faults 60.8% were detected by
voltage measurements. Current measurements were found
to be a better test method: 71.8% of the faults were cur-
rentdetectableand32.5%detectablebycurrentonly. How-
ever, a combination of both test methods was needed to
reach the maximum fault coverage of 93.3%. For the non-
catastrophicfaults,comparable resultswere obtained. Cur-
rentmeasurements were even moreimportantforthedetec-
tion of these faults.
3.4 DfT proposals
Withtheproposedsimpletest, 93.3%ofthecatastrophic
and93.1%ofthe non-catastrophicfaultscouldbedetected.100
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Figure 5: Detectability of (a) catastropic and (b) non-
catastrophic faults after DfT measures
Thismaybesatisfacoryforawafer-sorttest,butiscertainly
not enough for an end-of-productiontest.
The methodology used makes it easy to investigate the
reasons for the undetectability of faults. Analysis of the
6.7% (6.9%) of undetectable faults showed that most of
them show an elevated IVdd during sampling. A leakage
current in the ﬂipﬂops loading the comparators causes a
spread in the power-supply current of 15 mA during sam-
pling, making these current signatures undetectable. A
redesign of the ﬂipﬂop, eliminating the leakage current,
would make them detectable.
Anotherimportantcategoryoffaultsignaturesiscaused
by shorts between two bias lines, which carry signals that
are only marginally different. A simple solution would be
to exchange some bias lines, thereby separating two lines
with similar signals by another more deviating signal line.
Applicationofthese Designfor Testabilitymeasures re-
sults in the fault coverages shown in Fig 5. The fault cov-
erage of simple tests is now increased to 99.1%. Another
effect is that the amount of faults only detectable by volt-
age measurements decreases to 5.8% (5.6%). This makes
it feasible to use only current tests in the wafer-sort tests.
4 Conclusions
In this paper a defect-oriented test methodology for
complex mixed-signal circuits has been proposed. The
methodology was used to determine the fault coverage of
simple test methods for a Flash ADC. The simple tests
were found to be able to detect a high percentage of the
occurring faults: 93.3% of the catastrophic and 93.1%
of the non-catastrophic faults could be detected. Current
measurements were necessary to obtain these high ﬁgures.
The methodologyalso provedtogiveusefulDfT feedback.
By taking some speciﬁc DfT measures, the fault coverage
could be increased to 99.1%. The test time needed to
obtain this fault coverage is approximately 640
￿
s,w h i c h
compares favourably with speciﬁcation-oriented tests.
Moreover, 11.0% of the faults only caused an increased
IDDQ in the clock generator. These faults are difﬁcult to
detect by speciﬁcation-oriented voltage tests.
Based on the research done some, general conclusions
about mixed-signal DfT can be made. Many faults disturb
the boundary between analog and digital, causing an
increased quiescent current of the digital part of the IC.
To be able to exploit this mechanism to detect faults, the
interface between analog and digitalshould be designed in
such a way that in a fault-free circuit the quiescent current
is negligible small. Faults inﬂuencing lines with almost
identical signals are very difﬁcult to detect. Therefore,
such lines should not be placed close to each other.
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